Personal profile
Research interests
Electronic & Computer Engineering - Field-programmable gate array (FPGA) based design
Electronic & Computer Engineering - Hardware/software codesign
Related documents
Education/Academic qualification
PhD in Electrical and Electronic Engineering, PhD, The University of Hong Kong
2020
Expertise related to UN Sustainable Development Goals
In 2015, UN member states agreed to 17 global Sustainable Development Goals (SDGs) to end poverty, protect the planet and ensure prosperity for all. This person’s work contributes towards the following SDG(s):
-
SDG 3 Good Health and Well-being -
SDG 7 Affordable and Clean Energy -
SDG 12 Responsible Consumption and Production
Fingerprint
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Projects
- 1 Active
-
Hardware Acceleration for Convex Conic Optimization Solvers via Co-design and Automated FPGA Synthesis
WANG, M. (CoI) & CHENG, K.-T. T. (PI)
1/01/26 → 31/12/28
Project: Research
Research output
-
MPC Solver Hardware Generation Framework with Model-Specific Operation Fusion and Pruning
Wu, Z., Plancher, B., Mcinerney, I., So, H. K. H., Wang, M. & Cheng, K. T., 3 Feb 2026, Proceedings - 2025 International Conference on Field Programmable Technology, ICFPT 2025. Institute of Electrical and Electronics Engineers Inc., p. 239-247 9 p. 11363899. (Proceedings - International Conference on Field-Programmable Technology, ICFPT).Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review
-
A Hardware-Software Design Framework for SpMV Acceleration with Flexible Access Pattern Portfolio
Wu, Z., Wang, M. & So, H. K. H., 2025, Proceedings - 2025 IEEE International Symposium on High Performance Computer Architecture, HPCA 2025. IEEE Computer Society, p. 836-848 13 p. (Proceedings - International Symposium on High-Performance Computer Architecture).Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review
-
ScanNow: A Scan Window-Based Sparse Matrix Multiplication Accelerator Design
Ma, C., Jiang, L., Li, Z., Fan, H., Wang, M., Xu, J. & Zhang, W., 20 Nov 2025, 2025 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2025 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 9 p. 11240912. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review
-
GraFlex: Flexible Graph Processing on FPGAs through Customized Scalable Interconnection Network
Su, C., Du, L., Liang, T., Lin, Z., Wang, M., Sinha, S. & Zhang, W., 1 Apr 2024, FPGA 2024 - Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays. Association for Computing Machinery, Inc, p. 143-153 11 p. (FPGA 2024 - Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays).Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review
Open Access4 Link opens in a new tab Citations (Scopus) -
Multi-Issue Butterfly Architecture for Sparse Convex Quadratic Programming
Mcinerney, I., Stellato, B., Boyd, S., So, K.-H. H., Cheng, K.-T., Tu, F. & Wang, M., Jan 2024.Research output: Contribution to conference › Conference Paper › peer-review
2 Link opens in a new tab Citations (Scopus)