Projects per year
Personal profile
Research interests
Electronic & Computer Engineering - Computer architecture
Electronic & Computer Engineering - Design automation
Electronic & Computer Engineering - Heterogeneous Computing
Electronic & Computer Engineering - Field-programmable gate array (FPGA) based design
Electronic & Computer Engineering - Embedded systems
Electronic & Computer Engineering - Design automation
Electronic & Computer Engineering - Heterogeneous Computing
Electronic & Computer Engineering - Field-programmable gate array (FPGA) based design
Electronic & Computer Engineering - Embedded systems
Position Held
Associate Director of Institute of Integrated Circuits and Systems
Associate Director of HKUST-SDU Intelligent Computing Joint Laboratory
Associate Director of HKUST and Intel Joint Laboratory
Associate Director of HKUST-SDU Intelligent Computing Joint Laboratory
Associate Director of HKUST and Intel Joint Laboratory
Related documents
Education/Academic qualification
PhD in Computer Engineering, PhD, Princeton University
2009
Expertise related to UN Sustainable Development Goals
In 2015, UN member states agreed to 17 global Sustainable Development Goals (SDGs) to end poverty, protect the planet and ensure prosperity for all. This person’s work contributes towards the following SDG(s):
-
SDG 7 Affordable and Clean Energy -
SDG 9 Industry, Innovation, and Infrastructure -
SDG 12 Responsible Consumption and Production
Fingerprint
Dive into the research topics where Wei ZHANG is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
A Cross-Stage Multimodal Pre-Trained Circuit Encoder Generalized to Support Multiple EDA Applications
ZHANG, W. (CoI) & XIE, Z. (PI)
1/01/26 → 31/12/28
Project: Research
-
Next Generation EDA
ZHANG, W. (CoPI)
RGC - Theme-based Research Scheme
1/01/26 → 31/12/30
Project: Research
-
AutoLLM-Opt: Automated Search for Ascend-Optimized LLM Components and Execution Strategies
ZHANG, W. (PI)
30/10/25 → 29/10/26
Project: Research
-
Research on the Technology for Integration and Optimization of Chiplet Architecture
ZHANG, W. (PI) & XIE, Z. (CoI)
Innovation and Technology Commission, Shenzhen Bionics Technology Co., Ltd, Shenzhen Meta Chip Technology Co., Ltd
1/01/25 → 31/12/26
Project: Research
Research output
-
A Cluster-Based Distributed Memory Architecture for CGRAs
Li, S., Tan, C., Li, Z., Ge, J., Liang, J., Yang, H., Du, L., Xu, J. & Zhang, W., 4 Jun 2026, 2026 Design, Automation and Test in Europe Conference, DATE 2026 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 3 p. 11539358. (Proceedings -Design, Automation and Test in Europe, DATE).Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review
-
A Cluster-Based Distributed Memory Architecture for CGRAs
LI, S., Tan, C., LI, Z., GE, J., LIANG, J., YANG, H., DU, L., XU, J. & ZHANG, W., 20 Apr 2026. 3 p.Research output: Contribution to conference › Conference Paper › peer-review
-
A-IC3: Learning-Guided Adaptive Inductive Generalization for Hardware Model Checking
Zhou, X., Hu, G., Zhang, H. & Zhang, W., 2026, Computer Aided Verification - 38th International Conference, CAV 2026, Proceedings. Darulova, E., Lin, A. W. & Rümmer, P. (eds.). Springer Science and Business Media Deutschland GmbH, p. 357-379 23 p. (Lecture Notes in Computer Science; vol. 16682 LNCS).Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review
Open Access -
AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
Zhou, X., Du, L., Hu, G., Sinha, S., Zhang, H. & Zhang, W., 10 Jun 2026, Proceedings - 2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2026. Institute of Electrical and Electronics Engineers Inc., p. 257 1 p. 11552719. (Proceedings - 2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2026).Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review
-
CEGraph: Cache-Efficient Management for Streaming Graph Processing
Mao, F., Xie, Z., Nie, L., Zhang, Y., Liu, H., Liao, X., Jin, H., Zhang, W., Guo, Y. & Liu, J., Jan 2026, In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 45, 1, 11018516.Research output: Contribution to journal › Journal Article › peer-review
Open Access
-
Streamlining FPGA Development: Challenges and Opportunities of Agile Design Flows, Keynote
ZHANG, W. (Invited speaker)
5 Dec 2025Activity: Talk or presentation › Keynote
-
IEEE Transactions On Circuits and Systems Part II (TCASII) (Journal)
ZHANG, W. (Associate Editor)
1 Jan 2024 → 1 Jan 2025Activity: Publication peer-review and editorial work › Editorial work
-
IEEE Transactions on Circuits and Systems for Artificial Intelligence (Journal)
ZHANG, W. (Associate Editor)
1 Jan 2024 → …Activity: Publication peer-review and editorial work › Editorial work
-
Embedded System Letter (Journal)
ZHANG, W. (Associate Editor)
1 Jan 2024 → 2025Activity: Publication peer-review and editorial work › Editorial work
-
ACM Transactions on Reconfigurable Technology and Systems (TRETS) (Journal)
ZHANG, W. (Associate Editor)
1 Jan 2019 → …Activity: Publication peer-review and editorial work › Editorial work
Awards
-
-
-
Second Place, EDAthon 2022 Programming Competition on Electronic Design Automation
ZHANG, W. (Recipient), Oct 2022
Prize: Honorary Award
-
William J. McCalla Best Paper Award-Front End
ZHANG, W. (Recipient), Nov 2017
Prize: Best Paper Award and Prize