Skip to main navigation Skip to search Skip to main content

Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs

Project: Research

Project Details

Chinese Project Title

面向多芯片 FPGA 上高級綜合設計的佈局感知指令優化
StatusActive
Effective start/end date1/01/2431/12/26

Fingerprint

Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.