Abstract
A sub-THz frequency synthesizer employs a cascade of a sub-sampling PLL featuring a frequency-tracking loop with dual co-prime sub-sampling factors for an infinite lock-in range, a 3rd-harmonic-amplitude-enhancement class-F VCO, a harmonic-rejection-enhancement class-F ILFT, and a feed-forward locking-range enhancement. The proposed synthesizer measures 27.1% frequency tuning range from 108 GHz to 141.8 GHz with maximum output power of -22dBm, -3dB bandwidth of 25GHz while consuming 38mW.
| Original language | English |
|---|---|
| Title of host publication | 2025 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2025 |
| Editors | Jane Gu, Kenichi Okada |
| Publisher | Institute of Electrical and Electronics Engineers Inc. |
| Pages | 363-366 |
| Number of pages | 4 |
| ISBN (Electronic) | 9798331514112 |
| DOIs | |
| Publication status | Published - 24 Jul 2025 |
| Event | 2025 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2025 - San Francisco, United States Duration: 15 Jun 2025 → 17 Jun 2025 |
Publication series
| Name | Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium |
|---|---|
| ISSN (Print) | 1529-2517 |
Conference
| Conference | 2025 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2025 |
|---|---|
| Country/Territory | United States |
| City | San Francisco |
| Period | 15/06/25 → 17/06/25 |
Bibliographical note
Publisher Copyright:© 2025 IEEE.
Keywords
- D-band
- PLL
- frequency tracking loop
- injection-locked
- oscillator
- sub-THz
- sub-sampling