A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques

Lin Cheng; Xinyuan Ge; Wai Chiu Ng; Wing Hung Ki; Jiawei Zheng; Tsz Fai Kwok; Chi Ying Tsui; Ming Liu

doi:10.23919/VLSIC.2019.8777990

A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques

Lin Cheng, Xinyuan Ge, Wai Chiu Ng, Wing Hung Ki, Jiawei Zheng, Tsz Fai Kwok, Chi Ying Tsui, Ming Liu

Department of Electronic and Computer Engineering

Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review

5 Citations (Scopus)

Abstract

A fully-integrated wireless charger that realizes voltage rectification, voltage regulation and CC-CV charging in a single power stage is proposed to achieve high efficiency and low cost and volume. A bootstrapping technique is also proposed to integrate bootstrap capacitors on-chip. The charger was designed in a standard 0.35 μm CMOS process with a die area of 8mm², and the measured peak efficiency reaches 92.3% and 91.4% when the charging currents are 1A and 1.5A, respectively.

Original language	English
Title of host publication	2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	C320-C321
ISBN (Electronic)	9784863487185
DOIs	https://doi.org/10.23919/VLSIC.2019.8777990
Publication status	Published - Jun 2019
Event	33rd Symposium on VLSI Circuits, VLSI Circuits 2019 - Kyoto, Japan Duration: 9 Jun 2019 → 14 Jun 2019

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers
Volume	2019-June

Conference

Conference	33rd Symposium on VLSI Circuits, VLSI Circuits 2019
Country/Territory	Japan
City	Kyoto
Period	9/06/19 → 14/06/19

Bibliographical note

Publisher Copyright:
© 2019 JSAP.

Access to Document

10.23919/VLSIC.2019.8777990

Cite this

Cheng, L., Ge, X., Ng, W. C., Ki, W. H., Zheng, J., Kwok, T. F., Tsui, C. Y., & Liu, M. (2019). A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques. In 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers (pp. C320-C321). Article 8777990 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers; Vol. 2019-June). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/VLSIC.2019.8777990

Cheng, Lin ; Ge, Xinyuan ; Ng, Wai Chiu et al. / A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques. 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2019. pp. C320-C321 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

@inproceedings{d7bff7f751894f8385d5314c041320e5,

title = "A 6.78MHz 92.3\%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques",

abstract = "A fully-integrated wireless charger that realizes voltage rectification, voltage regulation and CC-CV charging in a single power stage is proposed to achieve high efficiency and low cost and volume. A bootstrapping technique is also proposed to integrate bootstrap capacitors on-chip. The charger was designed in a standard 0.35 μm CMOS process with a die area of 8mm2, and the measured peak efficiency reaches 92.3\% and 91.4\% when the charging currents are 1A and 1.5A, respectively.",

author = "Lin Cheng and Xinyuan Ge and Ng, \{Wai Chiu\} and Ki, \{Wing Hung\} and Jiawei Zheng and Kwok, \{Tsz Fai\} and Tsui, \{Chi Ying\} and Ming Liu",

note = "Publisher Copyright: {\textcopyright} 2019 JSAP.; 33rd Symposium on VLSI Circuits, VLSI Circuits 2019 ; Conference date: 09-06-2019 Through 14-06-2019",

year = "2019",

month = jun,

doi = "10.23919/VLSIC.2019.8777990",

language = "English",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "C320--C321",

booktitle = "2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers",

}

Cheng, L, Ge, X, Ng, WC, Ki, WH, Zheng, J, Kwok, TF, Tsui, CY & Liu, M 2019, A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques. in 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers., 8777990, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, vol. 2019-June, Institute of Electrical and Electronics Engineers Inc., pp. C320-C321, 33rd Symposium on VLSI Circuits, VLSI Circuits 2019, Kyoto, Japan, 9/06/19. https://doi.org/10.23919/VLSIC.2019.8777990

A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques. / Cheng, Lin; Ge, Xinyuan; Ng, Wai Chiu et al.
2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2019. p. C320-C321 8777990 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers; Vol. 2019-June).

Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review

TY - GEN

T1 - A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques

AU - Cheng, Lin

AU - Ge, Xinyuan

AU - Ng, Wai Chiu

AU - Ki, Wing Hung

AU - Zheng, Jiawei

AU - Kwok, Tsz Fai

AU - Tsui, Chi Ying

AU - Liu, Ming

PY - 2019/6

Y1 - 2019/6

N2 - A fully-integrated wireless charger that realizes voltage rectification, voltage regulation and CC-CV charging in a single power stage is proposed to achieve high efficiency and low cost and volume. A bootstrapping technique is also proposed to integrate bootstrap capacitors on-chip. The charger was designed in a standard 0.35 μm CMOS process with a die area of 8mm2, and the measured peak efficiency reaches 92.3% and 91.4% when the charging currents are 1A and 1.5A, respectively.

AB - A fully-integrated wireless charger that realizes voltage rectification, voltage regulation and CC-CV charging in a single power stage is proposed to achieve high efficiency and low cost and volume. A bootstrapping technique is also proposed to integrate bootstrap capacitors on-chip. The charger was designed in a standard 0.35 μm CMOS process with a die area of 8mm2, and the measured peak efficiency reaches 92.3% and 91.4% when the charging currents are 1A and 1.5A, respectively.

UR - https://www.webofscience.com/wos/woscc/full-record/WOS:000531736500110

UR - https://openalex.org/W2966175204

UR - https://www.scopus.com/pages/publications/85070553387

U2 - 10.23919/VLSIC.2019.8777990

DO - 10.23919/VLSIC.2019.8777990

M3 - Conference Paper published in a book

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - C320-C321

BT - 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 33rd Symposium on VLSI Circuits, VLSI Circuits 2019

Y2 - 9 June 2019 through 14 June 2019

ER -

Cheng L, Ge X, Ng WC, Ki WH, Zheng J, Kwok TF et al. A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques. In 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc. 2019. p. C320-C321. 8777990. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). doi: 10.23919/VLSIC.2019.8777990

A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless Charger with CC-CV Charging and On-Chip Bootstrapping Techniques

Abstract

Publication series

Conference

Bibliographical note

Access to Document

Other files and links

Fingerprint

Cite this