A multi-stage low-dropout regulator with 1 pF compensation capacitor for System-on-Chip applications

Wing Yan Leung, Tsz Yin Man, Dongwei Zhang*, Mansun Chan

*Corresponding author for this work

Research output: Contribution to journalJournal Articlepeer-review

Abstract

A new compensation scheme for low-dropout regulator (LDO) that requires only 1 pF on-chip capacitor is proposed in this work. The tradeoff between minimum loading current, parasitic loading capacitor and the required compensation capacitor is discussed in detail. The proposed LDO has been fabricated with AMS 0.35-μm CMOS technology and achieves precise line and load regulation while retaining a high bandwidth larger than 2 MHz. Measurement results show that the LDO is functional with input voltage down to 1.2 V with 200 mV dropout voltage at a maximum output current of 50 mA. Due to the small compensation capacitor needed, the LDO requires no off chip capacitor and is suitable for low-power System-on-Chip power management. 7copy; 2009 American Scientific Publishers All rights reserved.

Original languageEnglish
Pages (from-to)223-228
Number of pages6
JournalJournal of Low Power Electronics
Volume5
Issue number2
DOIs
Publication statusPublished - Aug 2009

Keywords

  • LDO
  • Low dropout
  • Power management
  • SoC

Fingerprint

Dive into the research topics of 'A multi-stage low-dropout regulator with 1 pF compensation capacitor for System-on-Chip applications'. Together they form a unique fingerprint.

Cite this