Cell-based high-frequency IC design in scaled CMOS

C. Patrick Yue, Dong Hun Shin

Research output: Chapter in Book/Conference Proceeding/ReportConference Paper published in a bookpeer-review

Abstract

This paper presents a cell-based modeling and design platform for high-frequency analog ICs to shorten design cycle time and to minimize the risk for mask re-spin. Based on a pre-characterized analog sub-circuit cell library, which contains not only active devices and passive components but also routing interconnects. This methodology systematically alleviates modeling inaccuracy at high frequencies due to the difference in the layout between device test structures and actual circuit implementation. By exploiting the modularity in analog circuits at the sub-circuit level, the proposed design platform achieves a balance between design flexibility and modeling accuracy compared. The macro modeling techniques the sub-circuit cells will be described along with measurement results from a characterization test chip.

Original languageEnglish
Title of host publicationICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings
Pages1452-1455
Number of pages4
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event2008 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008 - Beijing, China
Duration: 20 Oct 200823 Oct 2008

Publication series

NameInternational Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT

Conference

Conference2008 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008
Country/TerritoryChina
CityBeijing
Period20/10/0823/10/08

Fingerprint

Dive into the research topics of 'Cell-based high-frequency IC design in scaled CMOS'. Together they form a unique fingerprint.

Cite this