Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS

X. Shawn Wang; Xin Wang; Zongyu Dong; Fei Lu; Li Wang; Rui Ma; Chen Zhang; Albert Wang; C. Patrick Yue; Dawn Wang; Alvin Joseph

doi:10.1109/S3S.2013.6716560

Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS

X. Shawn Wang, Xin Wang, Zongyu Dong, Fei Lu, Li Wang, Rui Ma, Chen Zhang, Albert Wang, C. Patrick Yue, Dawn Wang, Alvin Joseph

Department of Electronic and Computer Engineering

Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review

Original language	English
Title of host publication	2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013
Publisher	IEEE Computer Society
ISBN (Print)	9781479913602
DOIs	https://doi.org/10.1109/S3S.2013.6716560
Publication status	Published - 2013
Event	2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013 - Monterey, CA, United States Duration: 7 Oct 2013 → 10 Oct 2013

Publication series

Name	2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013

Conference

Conference	2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013
Country/Territory	United States
City	Monterey, CA
Period	7/10/13 → 10/10/13

Access to Document

10.1109/S3S.2013.6716560

Cite this

Wang, X. S., Wang, X., Dong, Z., Lu, F., Wang, L., Ma, R., Zhang, C., Wang, A., Yue, C. P., Wang, D., & Joseph, A. (2013). Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS. In 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013 Article 6716560 (2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013). IEEE Computer Society. https://doi.org/10.1109/S3S.2013.6716560

@inproceedings{8b8780b677c0425395a8eddf485c12d7,

title = "Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS",

author = "Wang, \{X. Shawn\} and Xin Wang and Zongyu Dong and Fei Lu and Li Wang and Rui Ma and Chen Zhang and Albert Wang and Yue, \{C. Patrick\} and Dawn Wang and Alvin Joseph",

year = "2013",

doi = "10.1109/S3S.2013.6716560",

language = "English",

isbn = "9781479913602",

series = "2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013",

publisher = "IEEE Computer Society",

booktitle = "2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013",

note = "2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013 ; Conference date: 07-10-2013 Through 10-10-2013",

}

Wang, XS, Wang, X, Dong, Z, Lu, F, Wang, L, Ma, R, Zhang, C, Wang, A, Yue, CP, Wang, D & Joseph, A 2013, Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS. in 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013., 6716560, 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013, IEEE Computer Society, 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013, Monterey, CA, United States, 7/10/13. https://doi.org/10.1109/S3S.2013.6716560

Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS. / Wang, X. Shawn; Wang, Xin; Dong, Zongyu et al.
2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013. IEEE Computer Society, 2013. 6716560 (2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013).

Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review

TY - GEN

T1 - Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS

AU - Wang, X. Shawn

AU - Wang, Xin

AU - Dong, Zongyu

AU - Lu, Fei

AU - Wang, Li

AU - Ma, Rui

AU - Zhang, Chen

AU - Wang, Albert

AU - Yue, C. Patrick

AU - Wang, Dawn

AU - Joseph, Alvin

PY - 2013

Y1 - 2013

UR - https://openalex.org/W2055368590

UR - https://www.scopus.com/pages/publications/84897678307

U2 - 10.1109/S3S.2013.6716560

DO - 10.1109/S3S.2013.6716560

M3 - Conference Paper published in a book

SN - 9781479913602

T3 - 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013

BT - 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013

PB - IEEE Computer Society

T2 - 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013

Y2 - 7 October 2013 through 10 October 2013

ER -

Wang XS, Wang X, Dong Z, Lu F, Wang L, Ma R et al. Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS. In 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013. IEEE Computer Society. 2013. 6716560. (2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2013). doi: 10.1109/S3S.2013.6716560

Concurrent design analysis of A 8500V ESD-protected SP10T switch in SOI CMOS

Publication series

Conference

Access to Document

Other files and links

Cite this