Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators with C-2C Exponentially Scaling Switched-Capacitor Ladder

Zhiqiang Huang; Howard C. Luong

doi:10.1109/TCSI.2017.2657792

Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators with C-2C Exponentially Scaling Switched-Capacitor Ladder

Zhiqiang Huang, Howard C. Luong

Department of Electronic and Computer Engineering

Research output: Contribution to journal › Journal Article › peer-review

42 Citations (Scopus)

Abstract

An exponentially scaling C-2C switched-capacitor (SC) ladder is proposed for millimeter-wave digitally controlled oscillators (DCOs) to achieve high-frequency resolution with small chip area. The 65-nm-CMOS DCO prototype measures a frequency resolution of 4 Hz over a frequency range of 14.2%, from 54.79 to 63.16 GHz, with a phase noise at 1-MHz frequency offset of -90.7 to -94.1 dBc/Hz while consuming 18 mW, corresponding to an FOM_T from -176.6 to -180 dB. The DCO occupies a core area of 0.10 mm², with only 0.012 mm² for the C-2C SC ladder.

Original language	English
Article number	7862162
Pages (from-to)	1299-1307
Number of pages	9
Journal	IEEE Transactions on Circuits and Systems I: Regular Papers
Volume	64
Issue number	6
DOIs	https://doi.org/10.1109/TCSI.2017.2657792
Publication status	Published - Jun 2017

Bibliographical note

Publisher Copyright:
© 2017 IEEE.

Keywords

All-digital phase-locked loop (ADPLL)
C-2C
digitally controlled oscillator (DCO)
ditheringless
exponentially scaling
frequency resolution
millimeter-wave (mmW)
oscillator
quantization noise
switched capacitor (SC)

Access to Document

10.1109/TCSI.2017.2657792

Cite this

@article{41d853f9932c44238b462c7b3b5a5a58,

title = "Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators with C-2C Exponentially Scaling Switched-Capacitor Ladder",

abstract = "An exponentially scaling C-2C switched-capacitor (SC) ladder is proposed for millimeter-wave digitally controlled oscillators (DCOs) to achieve high-frequency resolution with small chip area. The 65-nm-CMOS DCO prototype measures a frequency resolution of 4 Hz over a frequency range of 14.2\%, from 54.79 to 63.16 GHz, with a phase noise at 1-MHz frequency offset of -90.7 to -94.1 dBc/Hz while consuming 18 mW, corresponding to an FOMT from -176.6 to -180 dB. The DCO occupies a core area of 0.10 mm2, with only 0.012 mm2 for the C-2C SC ladder.",

keywords = "All-digital phase-locked loop (ADPLL), C-2C, digitally controlled oscillator (DCO), ditheringless, exponentially scaling, frequency resolution, millimeter-wave (mmW), oscillator, quantization noise, switched capacitor (SC)",

author = "Zhiqiang Huang and Luong, \{Howard C.\}",

note = "Publisher Copyright: {\textcopyright} 2017 IEEE.",

year = "2017",

month = jun,

doi = "10.1109/TCSI.2017.2657792",

language = "English",

volume = "64",

pages = "1299--1307",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "6",

}

TY - JOUR

T1 - Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators with C-2C Exponentially Scaling Switched-Capacitor Ladder

AU - Huang, Zhiqiang

AU - Luong, Howard C.

PY - 2017/6

Y1 - 2017/6

N2 - An exponentially scaling C-2C switched-capacitor (SC) ladder is proposed for millimeter-wave digitally controlled oscillators (DCOs) to achieve high-frequency resolution with small chip area. The 65-nm-CMOS DCO prototype measures a frequency resolution of 4 Hz over a frequency range of 14.2%, from 54.79 to 63.16 GHz, with a phase noise at 1-MHz frequency offset of -90.7 to -94.1 dBc/Hz while consuming 18 mW, corresponding to an FOMT from -176.6 to -180 dB. The DCO occupies a core area of 0.10 mm2, with only 0.012 mm2 for the C-2C SC ladder.

AB - An exponentially scaling C-2C switched-capacitor (SC) ladder is proposed for millimeter-wave digitally controlled oscillators (DCOs) to achieve high-frequency resolution with small chip area. The 65-nm-CMOS DCO prototype measures a frequency resolution of 4 Hz over a frequency range of 14.2%, from 54.79 to 63.16 GHz, with a phase noise at 1-MHz frequency offset of -90.7 to -94.1 dBc/Hz while consuming 18 mW, corresponding to an FOMT from -176.6 to -180 dB. The DCO occupies a core area of 0.10 mm2, with only 0.012 mm2 for the C-2C SC ladder.

KW - All-digital phase-locked loop (ADPLL)

KW - C-2C

KW - digitally controlled oscillator (DCO)

KW - ditheringless

KW - exponentially scaling

KW - frequency resolution

KW - millimeter-wave (mmW)

KW - oscillator

KW - quantization noise

KW - switched capacitor (SC)

UR - https://www.webofscience.com/wos/woscc/full-record/WOS:000402729200002

UR - https://openalex.org/W2591198240

UR - https://www.scopus.com/pages/publications/85013643381

U2 - 10.1109/TCSI.2017.2657792

DO - 10.1109/TCSI.2017.2657792

M3 - Journal Article

SN - 1549-8328

VL - 64

SP - 1299

EP - 1307

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 6

M1 - 7862162

ER -

Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators with C-2C Exponentially Scaling Switched-Capacitor Ladder

Abstract

Bibliographical note

Keywords

Access to Document

Other files and links

Fingerprint

Cite this