Skip to main navigation Skip to search Skip to main content

Direct tunneling stress-induced leakage current in NMOS devices with ultrathin gate oxides

  • Piyas Samanta*
  • , Tsz Yin Man
  • , Alain Chun Keung Chan
  • , Qingchun Zhang
  • , Chunxiang Zhu
  • , Mansun Chan
  • *Corresponding author for this work

Research output: Chapter in Book/Conference Proceeding/ReportConference Paper published in a bookpeer-review

Abstract

Stress mode (constant current and voltage) dependence of the gate leakage current has been systematically investigated using the tantalum nitride (TaN) gated metal-oxide-silicon (MOS) capacitors at negative bias in direct tunneling (DT) regime. It is shown that constant voltage stress-induced leakage current (SILC) is higher than the constant current SILC at an equal stress time. Based on the electron energy in DT regime, our experimental results also give a better physical insight of the conduction mechanism of SILC in ultrathin silicon dioxide (SiO2) films.

Original languageEnglish
Title of host publication2005 IEEE International Reliability Physics Symposium Proceedings, 43rd Annual
Pages594-595
Number of pages2
Publication statusPublished - 2005
Event2005 IEEE International Reliability Physics Symposium Proceedings, 43rd Annual - San Jose, CA, United States
Duration: 17 Apr 200521 Apr 2005

Publication series

NameIEEE International Reliability Physics Symposium Proceedings
ISSN (Print)1541-7026

Conference

Conference2005 IEEE International Reliability Physics Symposium Proceedings, 43rd Annual
Country/TerritoryUnited States
CitySan Jose, CA
Period17/04/0521/04/05

Fingerprint

Dive into the research topics of 'Direct tunneling stress-induced leakage current in NMOS devices with ultrathin gate oxides'. Together they form a unique fingerprint.

Cite this