Hardware efficient DCT implementation for portable multimedia terminals using subexpression sharing

A. P. Vinod; E. M.K. Lai

doi:10.1109/TENCON.2004.1414398

Hardware efficient DCT implementation for portable multimedia terminals using subexpression sharing

A. P. Vinod^*, E. M.K. Lai

^*Corresponding author for this work

Research output: Contribution to conference › Conference Paper › peer-review

Abstract

Low-power and high-speed implementation of discrete cosine transform (DCT) for mobile multimedia terminals presents a hardware design challenge. The cost of DCT implementation is dominated by the complexity of the multiplier. The systolic array and the memory-based designs do not consider the optimization of the multiplications in transform coding. A method to minimize the complexity of multiplication in DCT by efficient sharing of the common subexpressions that occur in the canonic signed digit (CSD) representation of the elements of the DCT matrix is presented here. Design example of a 8×8 DCT using 16 bits shows that our method offers hardware reduction of 38% over conventional method.

Original language	English
Pages	A227-A230
DOIs	https://doi.org/10.1109/TENCON.2004.1414398
Publication status	Published - 2004
Externally published	Yes
Event	IEEE TENCON 2004 - 2004 IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering - Chiang Mai, Thailand Duration: 21 Nov 2004 → 24 Nov 2004

Conference

Conference	IEEE TENCON 2004 - 2004 IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering
Country/Territory	Thailand
City	Chiang Mai
Period	21/11/04 → 24/11/04

Access to Document

10.1109/TENCON.2004.1414398

Cite this

@conference{69f6ea95fabf47fbb66f9bb6c656919e,

title = "Hardware efficient DCT implementation for portable multimedia terminals using subexpression sharing",

abstract = "Low-power and high-speed implementation of discrete cosine transform (DCT) for mobile multimedia terminals presents a hardware design challenge. The cost of DCT implementation is dominated by the complexity of the multiplier. The systolic array and the memory-based designs do not consider the optimization of the multiplications in transform coding. A method to minimize the complexity of multiplication in DCT by efficient sharing of the common subexpressions that occur in the canonic signed digit (CSD) representation of the elements of the DCT matrix is presented here. Design example of a 8×8 DCT using 16 bits shows that our method offers hardware reduction of 38\% over conventional method.",

author = "Vinod, \{A. P.\} and Lai, \{E. M.K.\}",

year = "2004",

doi = "10.1109/TENCON.2004.1414398",

language = "English",

pages = "A227--A230",

note = "IEEE TENCON 2004 - 2004 IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering ; Conference date: 21-11-2004 Through 24-11-2004",

}

Hardware efficient DCT implementation for portable multimedia terminals using subexpression sharing. / Vinod, A. P.; Lai, E. M.K.
2004. A227-A230 Paper presented at IEEE TENCON 2004 - 2004 IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering, Chiang Mai, Thailand.

Research output: Contribution to conference › Conference Paper › peer-review

TY - CONF

T1 - Hardware efficient DCT implementation for portable multimedia terminals using subexpression sharing

AU - Vinod, A. P.

AU - Lai, E. M.K.

PY - 2004

Y1 - 2004

N2 - Low-power and high-speed implementation of discrete cosine transform (DCT) for mobile multimedia terminals presents a hardware design challenge. The cost of DCT implementation is dominated by the complexity of the multiplier. The systolic array and the memory-based designs do not consider the optimization of the multiplications in transform coding. A method to minimize the complexity of multiplication in DCT by efficient sharing of the common subexpressions that occur in the canonic signed digit (CSD) representation of the elements of the DCT matrix is presented here. Design example of a 8×8 DCT using 16 bits shows that our method offers hardware reduction of 38% over conventional method.

AB - Low-power and high-speed implementation of discrete cosine transform (DCT) for mobile multimedia terminals presents a hardware design challenge. The cost of DCT implementation is dominated by the complexity of the multiplier. The systolic array and the memory-based designs do not consider the optimization of the multiplications in transform coding. A method to minimize the complexity of multiplication in DCT by efficient sharing of the common subexpressions that occur in the canonic signed digit (CSD) representation of the elements of the DCT matrix is presented here. Design example of a 8×8 DCT using 16 bits shows that our method offers hardware reduction of 38% over conventional method.

UR - https://www.webofscience.com/wos/woscc/full-record/WOS:000230528900058

UR - https://openalex.org/W1579410333

U2 - 10.1109/TENCON.2004.1414398

DO - 10.1109/TENCON.2004.1414398

M3 - Conference Paper

SP - A227-A230

T2 - IEEE TENCON 2004 - 2004 IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering

Y2 - 21 November 2004 through 24 November 2004

ER -

Hardware efficient DCT implementation for portable multimedia terminals using subexpression sharing

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this