Implementation of low power and high-speed higher order channel filters for software radio receivers

A. P. Vinod; E. M.K. Lai; S. Emmanuel

doi:10.1109/PIMRC.2006.254369

Implementation of low power and high-speed higher order channel filters for software radio receivers

A. P. Vinod, E. M.K. Lai, S. Emmanuel

Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review

Abstract

The most computationally intensive part of the wideband receiver of a software defined radio (SDR) is the channelizer since it operates at the highest sampling rate. Higher order FIR channel filters are needed in the channelizer to meet the stringent adjacent channel attenuation specifications of wireless communications standards. In this paper, we present a coefficient-partitioning algorithm for realizing low power and high-speed channel filters. Design examples of the channel filters employed in the Digital Advanced Mobile Phone System (D-AMPS) and Personal Digital Cellular (PDC) receivers show that the average reductions of memory and power consumption achieved using our method over existing method are 25% and 50% respectively.

Original language	English
Title of host publication	2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC
DOIs	https://doi.org/10.1109/PIMRC.2006.254369
Publication status	Published - 2006
Externally published	Yes
Event	2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC - Helsinki, Finland Duration: 11 Sept 2006 → 14 Sept 2006

Publication series

Name	IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC

Conference

Conference	2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC
Country/Territory	Finland
City	Helsinki
Period	11/09/06 → 14/09/06

Access to Document

10.1109/PIMRC.2006.254369

Cite this

Vinod, A. P., Lai, E. M. K., & Emmanuel, S. (2006). Implementation of low power and high-speed higher order channel filters for software radio receivers. In 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC Article 4022500 (IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC). https://doi.org/10.1109/PIMRC.2006.254369

@inproceedings{c12da2d2929741808657822001ed8b57,

title = "Implementation of low power and high-speed higher order channel filters for software radio receivers",

abstract = "The most computationally intensive part of the wideband receiver of a software defined radio (SDR) is the channelizer since it operates at the highest sampling rate. Higher order FIR channel filters are needed in the channelizer to meet the stringent adjacent channel attenuation specifications of wireless communications standards. In this paper, we present a coefficient-partitioning algorithm for realizing low power and high-speed channel filters. Design examples of the channel filters employed in the Digital Advanced Mobile Phone System (D-AMPS) and Personal Digital Cellular (PDC) receivers show that the average reductions of memory and power consumption achieved using our method over existing method are 25\% and 50\% respectively.",

author = "Vinod, \{A. P.\} and Lai, \{E. M.K.\} and S. Emmanuel",

year = "2006",

doi = "10.1109/PIMRC.2006.254369",

language = "English",

isbn = "1424403294",

series = "IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC",

booktitle = "2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC",

note = "2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC ; Conference date: 11-09-2006 Through 14-09-2006",

}

Vinod, AP, Lai, EMK & Emmanuel, S 2006, Implementation of low power and high-speed higher order channel filters for software radio receivers. in 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC., 4022500, IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC, Helsinki, Finland, 11/09/06. https://doi.org/10.1109/PIMRC.2006.254369

Implementation of low power and high-speed higher order channel filters for software radio receivers. / Vinod, A. P.; Lai, E. M.K.; Emmanuel, S.
2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC. 2006. 4022500 (IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC).

Research output: Chapter in Book/Conference Proceeding/Report › Conference Paper published in a book › peer-review

TY - GEN

T1 - Implementation of low power and high-speed higher order channel filters for software radio receivers

AU - Vinod, A. P.

AU - Lai, E. M.K.

AU - Emmanuel, S.

PY - 2006

Y1 - 2006

N2 - The most computationally intensive part of the wideband receiver of a software defined radio (SDR) is the channelizer since it operates at the highest sampling rate. Higher order FIR channel filters are needed in the channelizer to meet the stringent adjacent channel attenuation specifications of wireless communications standards. In this paper, we present a coefficient-partitioning algorithm for realizing low power and high-speed channel filters. Design examples of the channel filters employed in the Digital Advanced Mobile Phone System (D-AMPS) and Personal Digital Cellular (PDC) receivers show that the average reductions of memory and power consumption achieved using our method over existing method are 25% and 50% respectively.

AB - The most computationally intensive part of the wideband receiver of a software defined radio (SDR) is the channelizer since it operates at the highest sampling rate. Higher order FIR channel filters are needed in the channelizer to meet the stringent adjacent channel attenuation specifications of wireless communications standards. In this paper, we present a coefficient-partitioning algorithm for realizing low power and high-speed channel filters. Design examples of the channel filters employed in the Digital Advanced Mobile Phone System (D-AMPS) and Personal Digital Cellular (PDC) receivers show that the average reductions of memory and power consumption achieved using our method over existing method are 25% and 50% respectively.

UR - http://www.scopus.com/inward/record.url?scp=44949108043&partnerID=8YFLogxK

U2 - 10.1109/PIMRC.2006.254369

DO - 10.1109/PIMRC.2006.254369

M3 - Conference Paper published in a book

AN - SCOPUS:44949108043

SN - 1424403294

SN - 9781424403295

T3 - IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC

BT - 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC

T2 - 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC

Y2 - 11 September 2006 through 14 September 2006

ER -

Vinod AP, Lai EMK, Emmanuel S. Implementation of low power and high-speed higher order channel filters for software radio receivers. In 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC. 2006. 4022500. (IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC). doi: 10.1109/PIMRC.2006.254369

Implementation of low power and high-speed higher order channel filters for software radio receivers

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this