TY - GEN
T1 - NP dynamic CMOS resurrection with carbon nanotube field effect transistors
AU - Sun, Yanan
AU - Kursun, Volkan
PY - 2012
Y1 - 2012
N2 - Low-power, compact, and high-performance NP dynamic CMOS circuits implemented with a 16nm carbon nanotube transistor technology are presented in this paper. The performances of NP dynamic CMOS full adders based on 16nm carbon nanotube MOSFETs (CN-MOSFETs) and 16nm conventional silicon MOSFETs (Si-MOSFETs) are compared. The dynamic switching power consumption, the leakage power consumption, and the total area are reduced by 53.38%, 95.10%, and 68.96%, respectively, with the CN-MOSFET technology while providing similar propagation delay as compared to the Si-MOSFET NP dynamic CMOS full adder.
AB - Low-power, compact, and high-performance NP dynamic CMOS circuits implemented with a 16nm carbon nanotube transistor technology are presented in this paper. The performances of NP dynamic CMOS full adders based on 16nm carbon nanotube MOSFETs (CN-MOSFETs) and 16nm conventional silicon MOSFETs (Si-MOSFETs) are compared. The dynamic switching power consumption, the leakage power consumption, and the total area are reduced by 53.38%, 95.10%, and 68.96%, respectively, with the CN-MOSFET technology while providing similar propagation delay as compared to the Si-MOSFET NP dynamic CMOS full adder.
KW - carbon nanotube transistor technology
KW - electron mobility
KW - high performance
KW - hole mobility
KW - low power
KW - NP dynamic CMOS
UR - https://www.scopus.com/pages/publications/84873972690
U2 - 10.1109/ISOCC.2012.6406913
DO - 10.1109/ISOCC.2012.6406913
M3 - Conference Paper published in a book
AN - SCOPUS:84873972690
SN - 9781467329880
T3 - ISOCC 2012 - 2012 International SoC Design Conference
SP - 13
EP - 16
BT - ISOCC 2012 - 2012 International SoC Design Conference
T2 - 2012 International SoC Design Conference, ISOCC 2012
Y2 - 4 November 2012 through 7 November 2012
ER -