NP dynamic CMOS resurrection with carbon nanotube field effect transistors

Yanan Sun*, Volkan Kursun

*Corresponding author for this work

Research output: Chapter in Book/Conference Proceeding/ReportConference Paper published in a bookpeer-review

2 Citations (Scopus)

Abstract

Low-power, compact, and high-performance NP dynamic CMOS circuits implemented with a 16nm carbon nanotube transistor technology are presented in this paper. The performances of NP dynamic CMOS full adders based on 16nm carbon nanotube MOSFETs (CN-MOSFETs) and 16nm conventional silicon MOSFETs (Si-MOSFETs) are compared. The dynamic switching power consumption, the leakage power consumption, and the total area are reduced by 53.38%, 95.10%, and 68.96%, respectively, with the CN-MOSFET technology while providing similar propagation delay as compared to the Si-MOSFET NP dynamic CMOS full adder.

Original languageEnglish
Title of host publicationISOCC 2012 - 2012 International SoC Design Conference
Pages13-16
Number of pages4
DOIs
Publication statusPublished - 2012
Event2012 International SoC Design Conference, ISOCC 2012 - Jeju Island, Korea, Republic of
Duration: 4 Nov 20127 Nov 2012

Publication series

NameISOCC 2012 - 2012 International SoC Design Conference

Conference

Conference2012 International SoC Design Conference, ISOCC 2012
Country/TerritoryKorea, Republic of
CityJeju Island
Period4/11/127/11/12

Keywords

  • carbon nanotube transistor technology
  • electron mobility
  • high performance
  • hole mobility
  • low power
  • NP dynamic CMOS

Fingerprint

Dive into the research topics of 'NP dynamic CMOS resurrection with carbon nanotube field effect transistors'. Together they form a unique fingerprint.

Cite this